A3P060-1VQ100T
- Manufacturer's Part No.:A3P060-1VQ100T
- Manufacturer:
- Categories:
- Sub-Categories:
- Series:Automotive, AEC-Q100, ProASIC3
- Description:IC FPGA 71 I/O 100VQFP
- Datasheet:
- Quantity:RFQAdd to RFQ List
- Payment:
- Delivery:
- Available: 2834
Reference Price(In US Dollars)
Qty | Unit Price | Ext.Price |
---|---|---|
1+ | US $65.96800 | US $65.97 |
10+ | US $49.47600 | US $494.76 |
30+ | US $42.87920 | US $1286.38 |
100+ | US $37.93160 | US $3793.16 |
500+ | US $35.62272 | US $17811.36 |
1000+ | US $32.98400 | US $32984.00 |
Do you want a lower wholesale price? Please send us an inquiry, and we will respond immediately.
- Description
- Alternatives
- Shopping Guide
Features and BenefitsHigh Capacity
• 15 k to 1 M System Gates
• Up to 144 kbits of True Dual-Port SRAM
• Up to 300 User I/OsReprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered OffHigh Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI†In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard (AES) Decryption (except ARM®-enabled ProASIC®3 devices) via JTAG (IEEE 1532–compliant)†
• FlashLock® to Secure FPGA ContentsLow Power
• Core Voltage for Low Power
• Support for 1.5 V-Only Systems
• Low-Impedance Flash SwitchesHigh-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock StructureAdvanced I/O
• 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X† and LVCMOS 2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and M-LVDS (A3P250 and above)
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold Sparing I/Os‡
• Programmable Output Slew Rate† and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the ProASIC3 FamilyClock Conditioning Circuit (CCC) and PLL†
• Six CCC Blocks, One with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)Embedded Memory†
• 1 kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM Blocks (×1, ×2, ×4, ×9, and ×18 organizations)†
• True Dual-Port SRAM (except ×18)ARM Processor Support in ProASIC3 FPGAs
• M1 ProASIC3 Devices—ARM®Cortex™-M1 Soft Processor Available with or without Debug
Functional Equivalent (FE) materials, including Fused Filament Fabrication (FFF) form, assembly, and functionally compatible substitute materials.
SHIPPING GUIDE
Shipping Methods
Rest assured that your orders will be handled by these trusted providers, such as DHL, FedEx, SF, and UPS.
Shipping Cost
Shipping starts at $40 but varies for destinations like South Africa, Brazil, India, and more. The actual shipping charges depend on time zone, country, and package weight/volume.
Delivery Time
We ship orders once daily, around 5 p.m., except on Sundays. The estimated delivery time may vary depending on the courier service you choose, but typically ranges from 5 to 7 business days.
RELEVANT BLOGS & POSTS
Professional Platform
Full-speed Delivery
Wide Variety of Products
365 Days of Quality Assurance