![](/images/home/default.png)
![icon](/images/products/arrowIcon.webp)
![icon](/images/products/fsr.webp)
EP1S60B956C7
- Manufacturer's Part No.:EP1S60B956C7
- Manufacturer:
- Categories:
- Sub-Categories:
- Series:Stratix®
- Description:IC FPGA 683 I/O 956BGA
- Datasheet:
- Quantity:RFQAdd to RFQ List
- Payment:
- Delivery:
- In Stock: 1151
- Available: 1151
Reference Price(In US Dollars)
Qty | Unit Price | Ext.Price |
---|---|---|
1+ | US $4.00000 | US $4.00 |
10+ | US $3.60000 | US $36.00 |
30+ | US $2.80000 | US $84.00 |
100+ | US $2.30000 | US $230.00 |
500+ | US $2.20000 | US $1100.00 |
1000+ | US $2.00000 | US $2000.00 |
Do you want a lower wholesale price? Please send us an inquiry, and we will respond immediately.
- Description
- Alternatives
- Shopping Guide
Features Configuration devices for SRAM-based LUT devices offer the following features:
• Configures Altera ACEX 1K, APEX 20K (including APEX 20K, APEX 20KC, and APEX 20KE), APEX II, Arria GX, Cyclone, Cyclone II, FLEX 10K (including FLEX 10KE and FLEX 10KA) Mercury, Stratix, Stratix GX, Stratix II, and Stratix II GX devices
• Easy-to-use four-pin interface
• Low current during configuration and near-zero standby mode current
• Programming support with the Altera Programming Unit (APU) and programming hardware from Data I/O, BP Microsystems, and other third-party programmers
• Available in compact plastic packages
• 8-pin plastic dual in-line (PDIP) package
• 20-pin plastic J-lead chip carrier (PLCC) package
• 32-pin plastic thin quad flat pack (TQFP) package
• EPC2 device has reprogrammable flash configuration memory
• 5.0-V and 3.3-V in-system programmability (ISP) through the built-in IEEE Std. 1149.1 JTAG interface
• Built-in JTAG boundary-scan test (BST) circuitry compliant with IEEE Std. 1149.1
• Supports programming through Serial Vector Format File (.svf), Jam Standard Test and Programming Language (STAPL) Format File (.jam), JAM Byte Code File (.jbc), and the Quartus II and MAX+PLUS II softwares using the USB-Blaster, MasterBlaster, ByteBlaster II, EthernetBlaster, or ByteBlasterMV download cable
• Supports programming through Programmer Object File (.pof) for EPC1 and EPC1441 devices
• nINIT_CONF pin allows INIT_CONF JTAG instruction to begin FPGA configuration
Functional Equivalent (FE) materials, including Fused Filament Fabrication (FFF) form, assembly, and functionally compatible substitute materials.
SHIPPING GUIDE
Shipping Methods
Rest assured that your orders will be handled by these trusted providers, such as DHL, FedEx, SF, and UPS.
Shipping Cost
Shipping starts at $40 but varies for destinations like South Africa, Brazil, India, and more. The actual shipping charges depend on time zone, country, and package weight/volume.
Delivery Time
We ship orders once daily, around 5 p.m., except on Sundays. The estimated delivery time may vary depending on the courier service you choose, but typically ranges from 5 to 7 business days.
RELEVANT BLOGS & POSTS
Professional Platform
Full-speed Delivery
Wide Variety of Products
365 Days of Quality Assurance